We Make noise designs that capture decoherence, readout error, and gate imperfections for this individual processor. We then perform noisy simulations of the strategy to be able to account for the observed experimental https://zaniiiiiii.blogspot.com/2024/06/zain-saleem.html